Solutions to Multiple Probing Challenges for Test Access to Multi-Die Stacked ICs

Erik Jan Marinissen, Ferenc Fodor, Arnita Podpod, Michele Stucchi *imec – Leuven, Belgium*



unec

Jörg Kiesewetter, Ken Smith FormFactor – Thiendorf, Germany; Beaverton, OR, USA



Yu-Rong Jian, Cheng-Wen Wu NTHU – Hsinchu, Taiwan





CMOS Scaling Continues

- But requires increasing investments
 - Only few companies can afford this

... And one day, it <u>will</u> stop!

First EUV stepper world-wide in use at imec



1. INTRODUCTION CMOS Scaling...

Assembly & Packaging

Baton Pick-Up by Innovations in

- Multi-Die Stack-Assembly
 - Package-on-Package / Die-on-Die
 - Side-by-side and vertical stacking
 - Micro-bumps, TSVs; wafer thinning
- Advanced Packaging

COMPASS

- Flip-chip, Through-Package Via (TPV)
- Redistribution layers
- Integrated passives and interposers
- Wafer-level fan-out and packaging



1. INTRODUCTION Testing of Multi-Die Stacks

Test Stages

- 1. Pre-Bond Test : prior to stacking
- 2. Mid-Bond Test : incomplete, partial stacks
- 3. Post-Bond Test : complete stacks, prior to packaging
- 4. Final Test : complete, packaged stack
- Test Flow Optimization
 - Too much vs. too late testing
 - Optimization with 3D-COSTAR: http://www.ce.ewi.tudelft.nl/3dcostar

Test Access

COMP/\SS

Internal: 3D-DfT (e.g. IEEE Std 1838™-2019) and External: probing + socket



External Test Access

- probe technology
- test socket

1. INTRODUCTION

'Vortex-2': FormFactor CM300 Dual Config Station





Adapted CM300 probe station with thermal control

NATIONAL INSTRUMENTS

- Parametric & functional
- Micro-bump probing with ultra-wide switch







- [•] ^{*}Manipulator
- Docking interface





5



SOLUTIONS TO MULTIPLE PROBING CHALLENGES FOR TEST ACCESS TO MULTI-DIE STACKED ICS **Presentation Outline**

- 1. Introduction
- 2. Probing on Large Tape Frames
- 3. Probing on Ultra-Thin Wafers on Tape
- 4. Probing Singulated Die (Stacks) on Tape
- 5. Probing Dense Arrays of Micro-Bumps
- 6. PTPA Accuracy Assessment

- Challenges and Solutions

- 7. Case Study
- 8. Conclusion

COMP



2. PROBING ON LARGE TAPE FRAMES

Multi-Die Stack-Assembly Flows use Tape Frames

- Tape Frame Serve as Temporary Carrier for
 - Diced wafers

COMP/\SS

- Ultra-thin wafers
- Pick-n-placed dies and die stacks [Marinissen et al. ITC'15]

Tape Frame Specifications

- Larger than the wafer it must hold
- SEMI Standard G74-0669:
 - ↔ Inner diameter : 350mm
 - ↔ Outer diameter : 400mm
 - ↔ Width across flat : 380mm





1 Parmint	8.2 staffs age as allocate glacitic tops who areas the earlie or david ring Tr o and hormon to living present and the fact building process.				
Li Ta pays of the investor un materias for					
inferer for dring provint and the distindary	Codering Information Codering Information Codering Information Codering Information Section 1 (Section 1) Codering Information Al Experiments Al Dimension Section 1 (Section 1)				
2 Scope					
21 The standard designers die Annexami- discontention, auf passwerstaart pathod, for 707 mm, wide tope frame.					
23 The readest on he mat a dis specification	Same 1	100 mm Tape 1	Frame Dimensional		
tion for top finter type, performing	(jestic	Property and	Net .		
T Bell and the second	44.	25+21	here doning		
strill in load a second at summer and that is in-	18	40.411	them doubles		
later patterner of adapted insulation	C.	80+0-01	Toda tamong her code		
11 and handland	2	30+0-03	TISL turning the cash-		
contained had a listing Torong Challer	1.1	126.4	Online Minerice		
Register, Warner, saller!	1	12	Online Gamerice		
11 Bill Inchest	- 0 -	- 20	Online Greening		
1.5 DV Sendered' DOUS! Put 1 - Sulbor Ringlams: Senaming: Par 1 Series and It Parmeter:	- H -		Ovline Electrick		
	1.1.1	127	Contraction of the		
17.00 Senderal	1.0		Cattion at eith famous 7 a		
\$5 \$050 - Safer Response - Delation and	8	11402	The Aclass		
Despectrum	1.				
E5 [234] - Meled of Enbert out Enterel	- 11	100	Point weighter		
Separation Section 187	40	12	Fig. divisioni		
4 Terminology		100+81	Dragent Tyretting		
It and have - the house which provide the body	- 9	2+17	Dogen Tyritte		
type to the walks and returns the walks		.78	1 Front partners		
	1.2	195422	17003.0-010		
	House a	For hidden of	f L f wat to microsofield		
Journe Denni Lenirel Jerres (1920-adus) De Det 19.002 "Aurentes Dynamic branchers, 12.3, 06.21	with 1 to be sense as in edge. Such a labor fragment $L_{\rm edge}$ is such as the sense of the fragment $L_{\rm edge}$ () and ()				
Agency based and an international first and a first strength					

SEME G74-0690 SPECIFICATION FOR TAPE FRAME FOR 300 mm

2. PROBING ON LARGE TAPE FRAMES FormFactor CM300 Handles Large Tape Frames

 Adapted chuck for manual loading through front-port of SEMI Std G74-0699 tape frames



- Extra maneuver space for chuck
- Chuck camera away from chuck
- Extra support bars for large frames





8

SOLUTIONS TO MULTIPLE PROBING CHALLENGES FOR TEST ACCESS TO MULTI-DIE STACKED ICS **Presentation Outline**

- 1. Introduction
- 2. Probing on Large Tape Frames
- 3. Probing on Ultra-Thin Wafers on Tape
- 4. Probing Singulated Die (Stacks) on Tape
- 5. Probing Dense Arrays of Micro-Bumps
- 6. PTPA Accuracy Assessment
- 7. Case Study
- 8. Conclusion



9

3. PROBING ON ULTRA-THIN WAFERS ON TAPE Multi-Die Stacks use (Ultra-)Thin Wafers

- Wafer Thinning down to
 - **200μm:** to fit stack in package cavity
 - **5**0μm: to expose TSVs
- Ultra-Thin Wafers Sag, Bend, and Curl
 - Require mechanical support
 - Carrier wafer: silicon, glass
 - Frame with UV-curable dicing tape
 - Temporary bonding \rightarrow debonding
- Probing Challenge
 - Probing on flexible ultra-thin wafer on flexible/stretchable dicing tape







3. PROBING ON ULTRA-THIN WAFERS ON TAPE

Probing Requires Probe Force on Probe Target

- **Objective 1**: good electrical contact
 - Measure: contact resistance R_c
 - Wafer chuck over-travel
 - Consequence: probe mark
- Probe Mark Determined by
 - Metallurgy of probe target
 - Probe concept: cantilever, vertical, MEMS
 - Probe tip: metallurgy, shape
 - Chuck over-travel

- **Objective 2**: minimal impact probe mark on other function(s) of probe target
 - Measure: probe mark area
 as percentage of probe target area





3. PROBING ON ULTRA-THIN WAFERS ON TAPE **Probe Technologies and their Probe Marks**



- Cantilever probe card (right)
 - Bulldozer trace ≥25µm
- Vertical probe card (left)
 - Smaller probe mark







SOLUTIONS TO MULTIPLE PROBING CHALLENGES FOR TEST ACCESS TO MULTI-DIE STACKED ICS **Presentation Outline**

- 1. Introduction
- 2. Probing on Large Tape Frames
- 3. Probing on Ultra-Thin Wafers on Tape
- 4. Probing Singulated Die (Stacks) on Tape
- 5. Probing Dense Arrays of Micro-Bumps
- 6. PTPA Accuracy Assessment
- 7. Case Study
- 8. Conclusion



4. PROBING SINGULATED DIE (STACKS) ON TAPE Singulated Die (Stacks) on Tape: Applications

- Diced (and Thinned) Wafers
 - Pre-bond test of D2D or D2W stacks
 - Test after dicing also covers dicing defects
- Singulated D2W/W2W Stacks
 - Mid-bond test of partial stacks
 - Post-bond test before packaging



4. PROBING SINGULATED DIE (STACKS) ON TAPE Singulated Die (Stacks) on Tape: Applications

- Diced (and Thinned) Wafers
 - Pre-bond test of D2D or D2W stacks
 - Test after dicing also covers dicing defects
- Singulated D2W/W2W Stacks
 - Mid-bond test of partial stacks
 - Post-bond test before packaging





4. PROBING SINGULATED DIE (STACKS) ON TAPE Singulated Die (Stacks) on Tape: Applications

- Diced (and Thinned) Wafers
 - Pre-bond test of D2D or D2W stacks
 - Test after dicing also covers dicing defects
- Singulated D2W/W2W Stacks
 - Mid-bond test of partial stacks
 - Post-bond test before packaging
- Pick-n-Placed D2D Stacks
 - PnP in matrix on carrier, e.g. tape frame
 - Allow automated testing through index stepping







4. PROBING SINGULATED DIE (STACKS) ON TAPE Singulated Die (Stacks) on Tape: Challenges

 \Rightarrow PnP Inaccuracy

- Diced (and Thinned) Wafers ⇒ <u>Tape Stretch</u>
 - Pre-bond test of D2D or D2W stacks
 - Test after dicing also covers dicing defects
- Singulated D2W/W2W Stacks \Rightarrow Tape Stretch
 - Mid-bond test of partial stacks
 - Post-bond test before packaging
- Pick-n-Placed D2D Stacks

COMPASS

- PnP in matrix on carrier, e.g. tape frame
- Allow automated testing through index stepping

4. PROBING SINGULATED DIE (STACKS) ON TAPE Automated Misalignment Correction by Prober

- Probe Station's Job: Land Probes on Probe Targets
 - Regular wafers: stepping with fixed index sizes
 - Singulated die (stacks) on tape: misalignments in x, y, z, and θ

FormFactor CM300 Prober Can Auto-Correct Misalignments

- AlignChip: per die correction of x, y, z, and θ
 - Requires alignment marks in FoV
 - heta compensation limited to ~2°

COMP/\SS

 PreMapWafer: record all misalignments on single trip to Platen Camera; saves 13s/trip

SOLUTIONS TO MULTIPLE PROBING CHALLENGES FOR TEST ACCESS TO MULTI-DIE STACKED ICS **Presentation Outline**

- 1. Introduction
- 2. Probing on Large Tape Frames
- 3. Probing on Ultra-Thin Wafers on Tape
- 4. Probing Singulated Die (Stacks) on Tape
- 5. Probing Dense Arrays of Micro-Bumps
- 6. PTPA Accuracy Assessment
- 7. Case Study
- 8. Conclusion

5. PROBING DENSE ARRAYS OF MICRO-BUMPS Direct Micro-Bump Probing

- Functional interconnects between 3D-stacked dies are implemented by large arrays of fine-pitch micro-bumps
- Impossible to probe with conventional probe technology
 - Cantilever probes : cannot form arbitrary arrays probe mark too large
 - Vertical probes : cannot handle the fine pitch
- **Options for pre-bond test**
 - I. Skip pre-bond test: poor compound stack yield; higher cost
 - Dedicated pre-bond probe pads: extra design, area, test time, post-bond load; and micro-bumps remain untested

. Use advanced probe technology to probe micro-bumps

5. PROBING DENSE ARRAYS OF MICRO-BUMPS What Do We Want To Probe?

5. PROBING DENSE ARRAYS OF MICRO-BUMPS FormFactor Pyramid[®] Probes RBI

- Modular: card + core + tip coupon
- Core: frame with two thin-film membranes:
 (1) tip layer; (2) routing layer
 - Tip coupon is replaceable
- Vertical MEMS-Type Probes
 - Tips: 6×6µm², 6×1µm² probe mark
 - Full-arrays down to 20µm pitch
 - Litho-defined: perfect pitch (but membrane can stretch)
- **R&D**, not (yet) a catalogue product
- @imec: WIO1 and WIO2

COMP/\SS

SOLUTIONS TO MULTIPLE PROBING CHALLENGES FOR TEST ACCESS TO MULTI-DIE STACKED ICS **Presentation Outline**

- 1. Introduction
- 2. Probing on Large Tape Frames
- 3. Probing on Ultra-Thin Wafers on Tape
- 4. Probing Singulated Die (Stacks) on Tape
- 5. Probing Dense Arrays of Micro-Bumps
- 6. PTPA Accuracy Assessment
- 7. Case Study
- 8. Conclusion

PTPA Accuracy Assessment Procedure

- 1. Train probe card on station
 - Define home die; main alignment BL
- 2. Probe all micro-bump arrays on wafer
- 3. SEM images of corners of probed arrays
- 4. Measure for each micro-bump:

COMP

- Bump : center (x_{mb}, y_{mb}) , area a_{mb}
- Mark : center (x_{pm}, y_{pm}) , area a_{pm}
- 5. Calculate misalignment $\vec{m} = (x_{pm} x_{mb}, y_{pm} y_{mb})$ and relative probe-mark area $a = a_{pm}/a_{mb}$

Automatic Probe-Mark Analysis

- One SEM Shot: Three Images
 - Image sharpening
 - Edge detection
- Micro-Bump Contour: Image 1 ⇒ center + area
- Probe Mark Contour: Images 2+3
 ⇒ center + area
- Software Tool Also Handles
 - Top-view vs. tilted view
 - No or multiple probe marks

6. PTPA ACCURACY ASSESSMENT

Separating PTPA Accuracy Contributions: Station

1. Probe-Station Accuracy

- Misalignment of BL corner per die **d**: $\vec{m}_{station}(d) = \vec{m}(BL_d)$
- Chuck-position dependent
 Alignment error wafer map

- Regular Calibration of the 'Compensation Matrix' is required
 - Software compensation for small mechanical misalignments between (1) probe and (2) platen positions
- Thermal Control to avoid radial wafer expansion

Separating PTPA Accuracy Contributions: Card

2. Probe-Card Accuracy

- Errors on other corners due to card
- Translate misalignments for die d, corner c ∈ {BL, BR, TR, TL}:

$$\vec{m}_{card}(c) = \vec{m}(c_d) - \vec{m}(BL_d)$$

COMP/\SS

Corner c	ldeal (µm)		Actual (µm)		Error (µm)		Relative Error		200		
	(x _{mb} ,	y _{mb})	(y _{pm})	m(c)	x	у	190 Top 185 Left	Top Left	
BL	(0,	0)	(0.00,	0.00)	(0.00,	0.00)	0.00%	0.00%	180 -5 0 20 1	5 10 15 20	2850
BR	(2880,	0)	(2879.47,	-0.12)	(-0.53,	-0.12)	-0.02%	+0.06%	35	Bottom	1
TR	(2880,	200)	(2879.61,	200.88)	(-0.39,	<u>0.88</u>)	-0.01%	+0.44%	5	Left	_
TL	(0,	200)	(1.33,	200.71)	(<u>1.33</u> ,	0.71)	-0.05%	+0.35%	-5 0	- = Ideal	2860

SOLUTIONS TO MULTIPLE PROBING CHALLENGES FOR TEST ACCESS TO MULTI-DIE STACKED ICS **Presentation Outline**

- 1. Introduction
- 2. Probing on Large Tape Frames
- 3. Probing on Ultra-Thin Wafers on Tape
- 4. Probing Singulated Die (Stacks) on Tape
- 5. Probing Dense Arrays of Micro-Bumps
- 6. PTPA Accuracy Assessment
- 7. Case Study
- 8. Conclusion

7. CASE STUDY Example: TPV Die

- **Design**: 2.0×8.0mm²
 - Dense low-cost vertical interconnect
 - Wide-I/O2: 1,752× bumps @40µm pitch
- Technology:
 - TSVs: Cu, Ø5μm×50μm high
 - Front-side RDL: Cu, micro-bumps \emptyset 25µm×5µm⁵
 - Back-side RDL: Cu, interconnects 5µm×5µm
- Manufacturing at imec
 - Reticle with 10 dies
 - Ø300mm wafers, 3260 dies

(= 1000µm ctc)

TPV Pre-Bond Test Involves All Challenges

Probing Challenges Addressed in Conjunction

- 1. Probing on large tape frames
- 2. Probing on ultra-thin wafers on tape
- 3. Probing dense arrays of micro-bumps
- 4. PTPA accuracy assessment
- 5. Probing singulated dies on tape

Reported Results

- Automated misalignment corrections in θ and x, y
- Probe marks and electrical results

SEMI Std G74-0669 50µm thickness (due to TSV) WIO2; 1,752 bumps @40µm Used automatic analysis software 3,260 diced dies, ∅300mm wafer

Automated Misalignment Correction by Prober

• Rotation θ

COMP\SS

- Most die: θ = -0.497° (manual loading)
- 6.4% outliers: θ ∈[-0.637°...-0.361°]
- Translation x, y
 - ' Large deviations (>500μm) from index position
 - Most dies follow stretch forces of dicing tape
 - Same outlier dies require large translations in opposite directions
- Significant Chuck Travel Time Reduction
 - 'PreMapWafer' saved 3260×13s ≈ 700 min.

7. CASE STUDY

Electrical Results and Probe Marks

SOLUTIONS TO MULTIPLE PROBING CHALLENGES FOR TEST ACCESS TO MULTI-DIE STACKED ICS **Presentation Outline**

- 1. Introduction
- 2. Probing on Large Tape Frames
- 3. Probing on Ultra-Thin Wafers on Tape
- 4. Probing Singulated Die (Stacks) on Tape
- 5. Probing Dense Arrays of Micro-Bumps
- 6. PTPA Accuracy Assessment
- 7. Case Study
- 8. Conclusion

8. CONCLUSION

A 'Toolbox' for Probing Challenges in (3D-)Test

Challenges

- 1. Probing on large tape frames
- 2. Probing on ultra-thin wafers on tape
- 3. Probing dense arrays of micro-bumps
- 4. PTPA accuracy assessment
- 5. Probing singulated die (stacks) on tape Auto-correction by prober software
- These solutions can be used stand-alone or in conjunction with each other
 - TPV case study demonstrated successful results with all solutions together
- Contribution to productization of multi-die stacks
- Full paper: Marinissen et al. ITC'18 DOI: 10.1109/TEST.2018.8624731

COMP/\SS

Solutions

- Adapted probe station
- Low-force probe cards
- Advanced probe cards + stations
- Automatic analysis software

Acknowledgments

DRMFACTOR[™] Mario Berg, Jens Fiedler, and Eric Hill

ເກາຍເ

Gerald Beyer, Eric Beyne, Miroslav Cupak, Deepak Dahiya, Bart De Wachter, Kristof Croes, Luc Halipre, Veerle Simons, John Slabbekoorn, Geert Van der Plas, and Tomas Webers

Part of the work of Erik Jan Marinissen, Ferenc Fodor and Jörg Kiesewetter was performed in the project **SEA4KET**, Semiconductor Equipment Assessment for Key-Enabling Technologies (http://www.sea4ket.eu), sub-project 3DIMS, 3D Integrated Measurement System; this project received funding from the European Union's Seventh Programme for research, technological development, and demonstration under grant agreement No. IST-611332

Yu-Rong Jian's internship at imec in Leuven, Belgium was financially supported by the Ministry of Education of Taiwan

We also acknowledge the EMPIR 14IND07-3D Stack project

COMP/\SS

a FormFactor users' group conference

