

# Solutions to Multiple Probing Challenges for Test Access to Multi-Die Stacked ICs



Erik Jan Marinissen, Ferenc Fodor, Arnita Podpod, Michele Stucchi  
*imec – Leuven, Belgium*



Jörg Kiesewetter, Ken Smith  
*FormFactor – Thiendorf, Germany; Beaverton, OR, USA*



Yu-Rong Jian, Cheng-Wen Wu  
*NTHU – Hsinchu, Taiwan*

# CMOS Scaling...



## ■ CMOS Scaling Continues

- But requires increasing investments
- Only few companies can afford this
- ... And one day, it will stop!

First EUV stepper  
world-wide in use at imec

# CMOS Scaling...



# ...Assembly & Packaging


## Baton Pick-Up by Innovations in

- **Multi-Die Stack-Assembly**


- Package-on-Package / Die-on-Die
- Side-by-side and vertical stacking
- Micro-bumps, TSVs; wafer thinning

- **Advanced Packaging**

- Flip-chip, Through-Package Via (TPV)
- Redistribution layers
- Integrated passives and interposers
- Wafer-level fan-out and packaging




# Testing of Multi-Die Stacks



## Test Stages

1. Pre-Bond Test : prior to stacking
2. Mid-Bond Test : incomplete, partial stacks
3. Post-Bond Test : complete stacks, prior to packaging
4. Final Test : complete, packaged stack

## External Test Access



## Test Flow Optimization

- Too much vs. too late testing
- Optimization with 3D-COSTAR: <http://www.ce.ewi.tudelft.nl/3dcostar>

## Test Access

- Internal: 3D-DfT (e.g. IEEE Std 1838™-2019) and External: probing + socket


# 'Vortex-2': FormFactor CM300 Dual Config Station



- Adapted CM300 probe station with thermal control



- Parametric & functional
- Micro-bump probing with ultra-wide switch




- Manipulator
- Docking interface



# Presentation Outline

1. Introduction
2. Probing on Large Tape Frames
3. Probing on Ultra-Thin Wafers on Tape
4. Probing Singulated Die (Stacks) on Tape
5. Probing Dense Arrays of Micro-Bumps
6. PTPA Accuracy Assessment
7. Case Study
8. Conclusion





**Challenges and Solutions**



# FormFactor CM300 Handles Large Tape Frames

- Adapted chuck for manual loading through front-port of SEMI Std G74-0699 tape frames
- Extra maneuver space for chuck
- Chuck camera away from chuck
- Extra support bars for large frames




# Presentation Outline

1. Introduction
2. Probing on Large Tape Frames
3. Probing on Ultra-Thin Wafers on Tape
4. Probing Singulated Die (Stacks) on Tape
5. Probing Dense Arrays of Micro-Bumps
6. PTPA Accuracy Assessment
7. Case Study
8. Conclusion

# Multi-Die Stacks use (Ultra-)Thin Wafers


- **Wafer Thinning down to**
  - 200 $\mu\text{m}$ : to fit stack in package cavity
  - 50 $\mu\text{m}$ : to expose TSVs
- **Ultra-Thin Wafers Sag, Bend, and Curl**
  - Require mechanical support
    - Carrier wafer: silicon, glass
    - Frame with UV-curable dicing tape
  - Temporary bonding  $\rightarrow$  debonding
- **Probing Challenge**
  - Probing on flexible ultra-thin wafer on flexible/stretchable dicing tape



# Probing Requires Probe Force on Probe Target

## Objective 1: good electrical contact

- Measure: contact resistance  $R_C$
- Wafer chuck over-travel
- Consequence: probe mark




## Objective 2: minimal impact probe mark on other function(s) of probe target


- Measure: probe mark area as percentage of probe target area

## Probe Mark Determined by


- Metallurgy of probe target
- Probe concept: cantilever, vertical, MEMS
- Probe tip: metallurgy, shape
- Chuck over-travel





# Probe Technologies and their Probe Marks





- **Cantilever probe card (right)**
  - Bulldozer trace  $\geq 25\mu\text{m}$
- **Vertical probe card (left)**
  - Smaller probe mark





Cantilever



Pyramid®



Pyramid® RBI




# Presentation Outline

1. Introduction
2. Probing on Large Tape Frames
3. Probing on Ultra-Thin Wafers on Tape
4. Probing Singulated Die (Stacks) on Tape
5. Probing Dense Arrays of Micro-Bumps
6. PTPA Accuracy Assessment
7. Case Study
8. Conclusion


# Singulated Die (Stacks) on Tape: Applications

- **Diced (and Thinned) Wafers**
  - Pre-bond test of D2D or D2W stacks
  - Test after dicing also covers dicing defects
- **Singulated D2W/W2W Stacks**
  - Mid-bond test of partial stacks
  - Post-bond test before packaging






# Singulated Die (Stacks) on Tape: Applications


- **Diced (and Thinned) Wafers**
  - Pre-bond test of D2D or D2W stacks
  - Test after dicing also covers dicing defects
- **Singulated D2W/W2W Stacks**
  - Mid-bond test of partial stacks
  - Post-bond test before packaging



# Singulated Die (Stacks) on Tape: Applications




- **Diced (and Thinned) Wafers**
  - Pre-bond test of D2D or D2W stacks
  - Test after dicing also covers dicing defects
- **Singulated D2W/W2W Stacks**
  - Mid-bond test of partial stacks
  - Post-bond test before packaging
- **Pick-n-Placed D2D Stacks**
  - PnP in matrix on carrier, e.g. tape frame
  - Allow automated testing through index stepping







# Singulated Die (Stacks) on Tape: Challenges

- **Diced (and Thinned) Wafers** ⇒ **Tape Stretch**
  - Pre-bond test of D2D or D2W stacks
  - Test after dicing also covers dicing defects
- **Singulated D2W/W2W Stacks** ⇒ **Tape Stretch**
  - Mid-bond test of partial stacks
  - Post-bond test before packaging
- **Pick-n-Placed D2D Stacks** ⇒ **PnP Inaccuracy**
  - PnP in matrix on carrier, e.g. tape frame
  - Allow automated testing through index stepping



# Automated Misalignment Correction by Prober

- **Probe Station's Job: Land Probes on Probe Targets**
  - Regular wafers: stepping with fixed index sizes
  - Singulated die (stacks) on tape: misalignments in  $x$ ,  $y$ ,  $z$ , and  $\theta$
- **FormFactor CM300 Prober Can Auto-Correct Misalignments**
  - *AlignChip*: per die correction of  $x$ ,  $y$ ,  $z$ , and  $\theta$ 
    - Requires alignment marks in FoV
    - $\theta$  compensation limited to  $\sim 2^\circ$
  - *PreMapWafer*: record all misalignments on single trip to Platen Camera; saves 13s/trip





# Presentation Outline

1. Introduction
2. Probing on Large Tape Frames
3. Probing on Ultra-Thin Wafers on Tape
4. Probing Singulated Die (Stacks) on Tape
5. Probing Dense Arrays of Micro-Bumps
6. PTPA Accuracy Assessment
7. Case Study
8. Conclusion

# Direct Micro-Bump Probing




- **Functional interconnects** between 3D-stacked dies are implemented by large arrays of fine-pitch micro-bumps
- **Impossible** to probe with conventional probe technology
  - Cantilever probes : cannot form arbitrary arrays  
probe mark too large
  - Vertical probes : cannot handle the fine pitch
- **Options for pre-bond test**
  1. Skip pre-bond test: poor compound stack yield; higher cost
  2. Dedicated pre-bond probe pads: extra design, area, test time, post-bond load; and micro-bumps remain untested
  - ➔ **3. Use advanced probe technology to probe micro-bumps**



# What Do We Want To Probe?


## Micro-Bump Probe Targets

- imec's PoR @40 $\mu$ m pitch
- Today's advanced industry practice




## Wide-I/O Micro-Bump Arrays



- WIO1: 1,200 micro-bumps @50/40 $\mu$ m pitch



- WIO2: 1,752 micro-bumps @40 $\mu$ m pitch




- HBM2: 4,258 micro-bumps @55 $\mu$ m pitch







# FormFactor Pyramid<sup>®</sup> Probes RBI

- **Modular:** card + core + tip coupon
- **Core:** frame with two thin-film membranes:
  - (1) tip layer;
  - (2) routing layer
  - Tip coupon is replaceable
- **Vertical MEMS-Type Probes**
  - Tips:  $6 \times 6 \mu\text{m}^2$ ,  $6 \times 1 \mu\text{m}^2$  probe mark
  - Full-arrays down to  $20 \mu\text{m}$  pitch
  - Litho-defined: perfect pitch (but membrane can stretch)
- **R&D**, not (yet) a catalogue product
- **@imec:** WIO1 and WIO2



[Marinissen et al. – ITC Asia'17]




# Presentation Outline

1. Introduction
2. Probing on Large Tape Frames
3. Probing on Ultra-Thin Wafers on Tape
4. Probing Singulated Die (Stacks) on Tape
5. Probing Dense Arrays of Micro-Bumps
6. PTPA Accuracy Assessment
7. Case Study
8. Conclusion

# Probe-To-Pad Alignment (PTPA) Accuracy

## PTPA Accuracy Assessment Procedure


1. Train probe card on station
  - Define home die; main alignment BL
2. Probe all micro-bump arrays on wafer
3. SEM images of corners of probed arrays
4. Measure for each micro-bump:
  - Bump : center  $(x_{mb}, y_{mb})$ , area  $a_{mb}$
  - Mark : center  $(x_{pm}, y_{pm})$ , area  $a_{pm}$
5. Calculate misalignment  $\vec{m} = (x_{pm} - x_{mb}, y_{pm} - y_{mb})$  and relative probe-mark area  $a = a_{pm}/a_{mb}$



# Automatic Probe-Mark Analysis

- **One SEM Shot: Three Images**
  - Image sharpening
  - Edge detection
- **Micro-Bump Contour: Image 1**  
⇒ center + area
- **Probe Mark Contour: Images 2+3**  
⇒ center + area
- **Software Tool Also Handles**
  - Top-view vs. tilted view
  - No or multiple probe marks

[Rong et al. – SWTW'18]




# Separating PTPA Accuracy Contributions: Station

## 1. Probe-Station Accuracy

- Misalignment of BL corner per die  $d$ :

$$\vec{m}_{station}(d) = \vec{m}(BL_d)$$


- Chuck-position dependent  
→ Alignment error wafer map




- Regular Calibration** of the ‘Compensation Matrix’ is required

- Software compensation for small mechanical misalignments between (1) probe and (2) platen positions


- Thermal Control** to avoid radial wafer expansion




PTPA @T=22°C  
Before calibration



PTPA @T=32°C  
After calibration



PTPA @T=22°C  
After calibration




# Separating PTPA Accuracy Contributions: Card


## 2. Probe-Card Accuracy

- Errors on other corners due to card
- Translate misalignments for die  $d$ , corner  $c \in \{BL, BR, TR, TL\}$ :

$$\vec{m}_{card}(c) = \vec{m}(c_d) - \vec{m}(BL_d)$$



Corner $c$	Ideal ( $\mu\text{m}$ )		Actual ( $\mu\text{m}$ )		Error ( $\mu\text{m}$ )		Relative Error	
	$x_{mb}$	$y_{mb}$	$x_{pm}$	$y_{pm}$	$m(c)$		$x$	$y$
BL	0	0	0.00	0.00	(0.00, 0.00)	0.00%	0.00%	
BR	2880	0	2879.47	-0.12	(-0.53, -0.12)	-0.02%	+0.06%	
TR	2880	200	2879.61	200.88	(-0.39, 0.88)	-0.01%	+0.44%	
TL	0	200	1.33	200.71	(1.33, 0.71)	-0.05%	+0.35%	







# Presentation Outline

1. Introduction
2. Probing on Large Tape Frames
3. Probing on Ultra-Thin Wafers on Tape
4. Probing Singulated Die (Stacks) on Tape
5. Probing Dense Arrays of Micro-Bumps
6. PTPA Accuracy Assessment
7. Case Study
8. Conclusion

## 7. CASE STUDY

# Example: TPV Die

- **Design:**  $2.0 \times 8.0 \text{ mm}^2$ 
  - Dense low-cost vertical interconnect
  - Wide-I/O2:  $1,752 \times$  bumps @  $40 \mu\text{m}$  pitch
- **Technology:**
  - TSVs: Cu,  $\varnothing 5 \mu\text{m} \times 50 \mu\text{m}$  high
  - Front-side RDL: } Cu, micro-bumps  $\varnothing 25 \mu\text{m} \times 5 \mu\text{m}$
  - Back-side RDL: } Cu, interconnects  $5 \mu\text{m} \times 5 \mu\text{m}$
- **Manufacturing at imec**
  - Reticle with 10 dies
  - $\varnothing 300 \text{ mm}$  wafers, 3260 dies



# TPV Pre-Bond Test Involves All Challenges

## ■ Probing Challenges Addressed in Conjunction

- |   |   |
|---|---|
| 1. Probing on large tape frames         | SEMI Std G74-0669                           |
| 2. Probing on ultra-thin wafers on tape | 50 $\mu$ m thickness (due to TSV)           |
| 3. Probing dense arrays of micro-bumps  | WIO2; 1,752 bumps @40 $\mu$ m               |
| 4. PTPA accuracy assessment             | Used automatic analysis software            |
| 5. Probing singulated dies on tape      | 3,260 diced dies, $\varnothing$ 300mm wafer |

## ■ Reported Results

- Automated misalignment corrections in  $\theta$  and  $x, y$
- Probe marks and electrical results

# Automated Misalignment Correction by Prober

## Rotation $\theta$


- Most die:  $\theta = -0.497^\circ$  (manual loading)
- 6.4% outliers:  $\theta \in [-0.637^\circ \dots -0.361^\circ]$

## Translation $x, y$


- Large deviations ( $>500\mu\text{m}$ ) from index position
  - Most dies follow stretch forces of dicing tape
  - Same outlier dies require large translations in opposite directions

## Significant Chuck Travel Time Reduction

- 'PreMapWafer' saved  $3260 \times 13\text{s} \approx 700\text{ min.}$




	Misalignment	
	Avg.	Max.
$\theta$	$-0.497^\circ$	$-0.637^\circ$
$x$	$116\mu\text{m}$	$351\mu\text{m}$
$y$	$232\mu\text{m}$	$576\mu\text{m}$




## 7. CASE STUDY

# Electrical Results and Probe Marks



**Wafer Map:**  
FS-Short Test on Bank A






**Wafer Map:**  
NC-Open Tests



**Probe Marks:**  
Arbitrary – (probed) array



**Probe Map for an Individual Die: FS-Short**



# Presentation Outline

1. Introduction
2. Probing on Large Tape Frames
3. Probing on Ultra-Thin Wafers on Tape
4. Probing Singulated Die (Stacks) on Tape
5. Probing Dense Arrays of Micro-Bumps
6. PTPA Accuracy Assessment
7. Case Study
8. Conclusion

# A 'Toolbox' for Probing Challenges in (3D-)Test

### ■ Challenges

1. Probing on large tape frames
2. Probing on ultra-thin wafers on tape
3. Probing dense arrays of micro-bumps
4. PTPA accuracy assessment
5. Probing singulated die (stacks) on tape

### Solutions

- Adapted probe station
- Low-force probe cards
- Advanced probe cards + stations
- Automatic analysis software
- Auto-correction by prober software

- These solutions can be used stand-alone or in conjunction with each other
  - TPV case study demonstrated successful results with all solutions together
- Contribution to productization of multi-die stacks
- Full paper: Marinissen et al. – ITC'18 – DOI: [10.1109/TEST.2018.8624731](https://doi.org/10.1109/TEST.2018.8624731)

# Acknowledgments



Mario Berg, Jens Fiedler, and Eric Hill



Gerald Beyer, Eric Beyne, Miroslav Cupak, Deepak Dahiya, Bart De Wachter, Kristof Croes, Luc Halipre, Veerle Simons, John Slabbekoorn, Geert Van der Plas, and Tomas Webers

Part of the work of Erik Jan Marinissen, Ferenc Fodor and Jörg Kiesewetter was performed in the project **SEA4KET**, Semiconductor Equipment Assessment for Key-Enabling Technologies (<http://www.sea4ket.eu>), sub-project 3DIMS, 3D Integrated Measurement System; this project received funding from the European Union's Seventh Programme for research, technological development, and demonstration under grant agreement No. IST-611332

Yu-Rong Jian's internship at imec in Leuven, Belgium was financially supported by the **Ministry of Education of Taiwan**

We also acknowledge the **EMPIR 14IND07-3D Stack** project



# COMPASS

a FormFactor users' group conference