Verification of Singulated HBM2 Stacks with Die Level Handler, and Review of Wafer Level Sort Challenges

Alan Liao
Director, Probe BU Product Marketing
Agenda

1. Aggressive Adoption of HBM Memory
2. HBM process flow and test insertion review
3. Singulated Stack Direct micro-bump probing challenges
4. Sacrificial DFT pad probing challenges
5. Future work
HBM Adoption Rate- More Bandwidth-Hungry Applications

• Strong Market Demand for High Bandwidth Memory – Just the beginning!
  • 2.5D/3D advanced packaging enabled a new generation products/solutions for graphic, AI, and deep learning – AMD, NVIDIA, Intel, Google, NEC, Fujitsu
    • Recent report from “ResearchAndMarket” with bold forecast for HBM & HMC
      • $1B in 2018 with path to $3.8B by 2023, a 33% CAGR
      • Applications expanding beyond Graphic into AI, Servers, and Supercomputer

AI Accelerators with integrated HBM
  • Google Tensorflow
  • NVIDIA Tesla
  • Intel Nervana
  • Intel Stratix 10
  • Xilinx Virtex UltraScale
  • NEC Supercomputer
  • Baidu
High Bandwidth Memory – Integrated SiP Test Insertions
Enabling HBM and Silicon Interposer Testing

**Pre-Singulation Al pad PRODUCTION test**
- Matrix Probe Card
- T11 MicroSpring
- 2.2GHz K22

**Post-Singulation uBump R&D test**
- Vertical MEMS MF40

**Base Die**
- Direct Access Al/Cu Pad
- Critical I/O uBumps

**DRAM**
- Al/Cu Pads
- Cu Pillars/Bumps

**SoC**
- Grid-array Sacrificial Pads
- Cu Pillars/Bumps

**Si Interposer**
- Grid-array uBumps

**Apollo Probe Card**

**Vertical MEMS MF60 – MF130**

**Altius Probe Card for Si Interposer**
HBM Process Flow and Test Insertions

**Pad-probing test insertions**

- **memory core wafer**
  - WLBI
  - Hot/Cold Test
  - Repair
  - Hot Test
  - Thinning & Bump formation
  - Thinning & Bump formation
  - Stack & Mold
  - Post-stack Wafer Test
  - KGSD
  - dicing & Debonding
  - Ship

- **logic base wafer**
  - Wafer logic test + KGD

**Key challenges – Pad insertions**
- CTE variation of the stacked wafer
- CTE variation between various stack configuration
- Wafer shrinkage/pad location changes post stack

**μ-bump probing**
- Optional today
- Speed Test
- KGSD - µBump

**Key challenges - µ-Bump insertion**
- Handling of bare stack die
- Thermal movement
- Contact stability at elevated temperature
- Micro-bump “coining” behavior at high temp
Direct Micro-bump Probing: Key Design Challenges

**Probe Technology**
- Sub-50um pitch MEMs Probe (48um x 55um)
- 10um tip XY error
- High CCC
- Low K constant
- CRES and Life time

**Electrical, Signal & Power Integrity Requirement**
- Support at-speed testing > 2.4Gbps
- ~6x3mm die size
- Reliable contact to ~5000 & ~10,000 micro-bumps
- STF design and manufacturing
- Impedance & X-talk optimization
- Maximize performance margin

**Condition**
- Rise time 100pS, 20 to 80%
- 1V swing, no pre-emphasis
- VNA measured data used for eye-diagram simulation @BGA side with 1pF termination
Direct Micro-bump Probing: Application Challenges

- Parallelism
  - X1 and X4 Configuration
- μBump “coining” d/D behavior
  - Spring K designed to minimize bump damage across OT range
- Low K Stable CRES MEMS spring – minimum K to achieve good CRES

<table>
<thead>
<tr>
<th>Cleaning Media</th>
<th>ITS PL-1AH (1um grit)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cleaning motion</td>
<td>Z-only</td>
</tr>
<tr>
<td>Cleaning Over Drive</td>
<td>75µm</td>
</tr>
<tr>
<td>TD at each cleaning</td>
<td>10</td>
</tr>
<tr>
<td>Device TD between cleaning</td>
<td>20</td>
</tr>
</tbody>
</table>
Direct Micro-bump Probing – HBM2 KGDS Test Result

- We succeeded in contacting all I/O pins

- **Ambient scrub mark and result**
  - Contact Time: 6 sec, Contact: 1 time vs 2 times
  - Contact Time: 600 sec, Contact: 1 time vs 2 times

  - The scrub becomes deeper as the number of contacts increases
  - The scrub becomes deeper as the test time becomes longer

<table>
<thead>
<tr>
<th>Condition</th>
<th>T.T:6sec 1 time</th>
<th>T.T:6sec 2 times</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scrub depth[um]</td>
<td>0.87</td>
<td>1.72</td>
</tr>
<tr>
<td>Scrub diameter[um]</td>
<td>10.86</td>
<td>10.86</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Condition</th>
<th>T.T:600sec 1 time</th>
<th>T.T:600sec 2 times</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scrub depth[um]</td>
<td>2.61</td>
<td>2.99</td>
</tr>
<tr>
<td>Scrub diameter[um]</td>
<td>14.81</td>
<td>15.04</td>
</tr>
</tbody>
</table>

- uBump Diameter: 25um
- Over Drive: 60um
- Temperature: Ambient
Direct Micro-bump Probing – HBM2 KGDS Test Result

- We succeeded in contacting all I/O pins

- High temperature scrub mark and result
  - Contact Time: 6sec, Contact: 1 time vs 2 times
  - Contact Time: 600sec, Contact: 1 time vs 2 times

  - The scrub becomes deeper as the temperature becomes higher (i.e., 85C, 95C, 105C)

<table>
<thead>
<tr>
<th>Condition</th>
<th>T.T: 6sec 1 time</th>
<th>T.T: 6sec 2 times</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scrub depth[um]</td>
<td>1.66</td>
<td>1.84</td>
</tr>
<tr>
<td>Scrub diameter[um]</td>
<td>14.34</td>
<td>16.07</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Condition</th>
<th>T.T: 600sec 1 time</th>
<th>T.T: 600sec 2 times</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scrub depth[um]</td>
<td>2.80</td>
<td>3.86</td>
</tr>
<tr>
<td>Scrub diameter[um]</td>
<td>17.06</td>
<td>18.71</td>
</tr>
</tbody>
</table>

uBump Diameter: 25um
Over Drive: 60um
Temperature: 105degC
Signal Output/Input Performance on HBM2 Die

- We Simulation vs Actual Measurement result @ 2Gbps
  - The waveform is similar in simulation and actual measurement on HBM2 die
  - Strong eye-diagram performance correlation
Signal Output/Input Performance on HBM2 Die

- **1ch drive vs 8ch simultaneous drive actual result @ 2Gbps**
  - With data activity on just one memory channel the output data eye width is quite large.
  - With data activity on all eight memory channels the output data eye shrinks.
Signal Output/Input at Higher Frequency

- 1.6GHz/3.2Gbps simulation result
  - MF40 technology supports operating speed to 3.2Gb/s with additional design rules optimization
  - Strong simulation versus actual measurement result as validated through ATE at 2Gbps
Micro-Bump Test Benefit Summary

- Working together as a team Advantest together with FormFactor developed a production worthy tool for confirming Known-Good Memory Stacks with ~4,000 micro-bumps and < 60um bump pitch.
- The resulting design exceeded our design goals for probe force and CCC with a wide operational temperature range.
- The solution exceeded our high frequency goal demonstrating >3 Gbps performance.
- The solution contacts to all eight HBM channels simultaneously enabling native mode performance and functional testing of these complex devices.
Sacrificial Pad “DFT”– Pre-singulated Probing

• FormFactor is also a leading probe card supplier for the sacrificial pad probing insertion on HBM pre-singulated wafer and stack wafer–
  • FFI SmartMatrix 1500XP and SmartMatrix 2000XP are the main products for probing HBM base die, HBM core die, and final HBM stacked wafer in 4Hi and 8Hi configurations.
“DFT” Pad Probing Challenges of HBM Stack Wafer

- Stacking Wafers and The Expected Thermal Induced Challenges of Composite Wafer

Key Challenges on Composite Wafer
- Wafer Warpage- pad XY coordinate changes
- Wafer CTE changes vs Silicon wafer
- Wafer CTE variations between stack configurations

Basically a “moving target” from the probing perspective

Source: SEMI

Unpredictable CTE Curves of HBM Stack vs Silicon Wafer

Shape usually flips with temperature
Addressing the “Moving Target” Concern of HBM Stack Wafer

- SmartMatrix DUTLet based solution for probing HBM stack wafer
  - DUTLet positioning or placement flexibility
    - DUTLet XY position scaled to match composite wafer CTE
    - Automatic pick-and-place for the needed precise accuracy
    - Like the individual spring/probe, the DUTLets are individually replaceable for best manufacturing yield

- The wafer side stiffener (WSS) substrate material flexibility
  - DUTLet are attached to a WSS metal substrate
  - WSS substrate advantage – the ability to select desired material with CTE that matches the various composite wafer configuration
  - Enables probe card to precisely tracks wafer expansion at hot and cold temperature
  - Single temperature and Dual temperature operation
SmartMatrix 2000XP – for HBM Base, Core, and KGSD

1TD ~2000DPW, ~130,000 pins probe card

- Enabling Technologies
  - Micro-strip DUTLet ceramic
  - MW PCB with advanced routing
  - FFI ATRE : X16-X22TRE, XDC-Boost
  - Advanced capacitor attach process
    - 33% footprint reduction
    - DUTLet surface routing capability
    - PI enhancement

- Known-good-stack high frequency test probe (HFTAP)
  - Max parallelism limited by ATE
  - 1.6GHz (3.2Gbps) for HBM2
  - 2.2GHz (4.45Gbps) for mobile and commodity DRAM

- 100k to 130K pin/PC
- 55 to 70 pin/DUT
- ~4.2 x 8mm die size
- 125MHz (200 with TTRE)
- ~30K total net count
- up to 400kg force nominal
- HFTAP parallelism limits by ATE
**FFI High Frequency Probe Card Roadmap for HBM Memory**

- Enabling high frequency test at probe on mainstream memory

<table>
<thead>
<tr>
<th>Platform</th>
<th>FFIL &quot;HFTAP&quot;</th>
<th>MHz</th>
<th>Mbps</th>
</tr>
</thead>
<tbody>
<tr>
<td>K22</td>
<td>9000</td>
<td>18000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8000</td>
<td>16000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>7000</td>
<td>14000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>6400</td>
<td>12800</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5600</td>
<td>11200</td>
<td></td>
</tr>
<tr>
<td>TBD</td>
<td>4267</td>
<td>8533</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3733</td>
<td>7466</td>
<td></td>
</tr>
<tr>
<td>Matrix</td>
<td>K32*</td>
<td>3200</td>
<td>6400</td>
</tr>
<tr>
<td></td>
<td>2800</td>
<td>5600</td>
<td></td>
</tr>
<tr>
<td>Matrix</td>
<td>K22</td>
<td>2134</td>
<td>4267</td>
</tr>
<tr>
<td></td>
<td>1867</td>
<td>3733</td>
<td></td>
</tr>
<tr>
<td>Matrix</td>
<td>K16</td>
<td>1600</td>
<td>3200</td>
</tr>
<tr>
<td></td>
<td>1339</td>
<td>2677</td>
<td></td>
</tr>
<tr>
<td>Matrix</td>
<td>K12</td>
<td>1067</td>
<td>2133</td>
</tr>
<tr>
<td></td>
<td>933</td>
<td>1866</td>
<td></td>
</tr>
<tr>
<td>Matrix</td>
<td>K10</td>
<td>800</td>
<td>1600</td>
</tr>
<tr>
<td></td>
<td>667</td>
<td>1333</td>
<td></td>
</tr>
<tr>
<td>Matrix, PH</td>
<td>K8</td>
<td>534</td>
<td>1067</td>
</tr>
</tbody>
</table>

*K32 in feasibility study

Target Test Speed

- **GDDR5x**
- **GDDR5**
- **LPDDR5**
- **GDDR6**
- **LPDDR4x**
- **DDR4**
- **HBM3**
- **HBM2e**
- **3D-Xpt**
- **QLC Flash**
- **HBM1**

Years:
- 2015
- 2016
- 2017
- 2018
- 2019
- 2020
- 2021
Future Work Considerations

• Handler
  • Going to multi-die

• Probe Card
  • Micro-bump probing - going beyond X4 parallelism and at native speed
  • “DFT” pad probing – high frequency at probe up to 3.2GHz (6.45Gbps)